Unlocking the Atomic Realm: Johns Hopkins Scientists Forge Path to Ultra-Small Microchips
Share- Nishadil
- September 14, 2025
- 0 Comments
- 2 minutes read
- 7 Views

For decades, Moore's Law has been the guiding star of the electronics industry, predicting a relentless doubling of transistors on integrated circuits every two years, leading to ever-faster and more powerful devices. However, this foundational principle has been showing signs of strain as silicon-based transistors approach their physical limits.
Now, a groundbreaking development from Johns Hopkins University scientists offers a revolutionary solution, potentially ushering in a new era of incredibly small and efficient microchips.
Led by Deep Jariwala, an assistant professor of electrical and computer engineering, the research team has devised a novel method to shrink microchips well beyond the current capabilities of silicon.
Their innovation centers on the use of two-dimensional (2D) materials, which are just a few atoms thick, offering an unprecedented opportunity for miniaturization. While 2D materials like molybdenum disulfide hold immense promise due to their atomic-scale thinness, stacking them to create complex circuits has traditionally been fraught with challenges.
The primary hurdle? Maintaining their crystalline integrity and optimal electrical properties when layering them one upon another, as defects can easily compromise performance.
The Johns Hopkins team's breakthrough lies in their ingenious use of graphene – another celebrated 2D material – as an intermediary layer.
Instead of simply stacking 2D materials directly, they meticulously place a single layer of graphene between each functional 2D material layer. This graphene interleaf acts as a perfect buffer, a kind of atomic-scale glue or cushion that prevents defects and ensures that each subsequent layer maintains its pristine crystalline structure and electrical conductivity.
This innovative approach allows for the creation of 'vertical transistors,' where components are stacked on top of each other rather than spread across a planar surface, dramatically reducing the overall footprint.
This vertical integration is a game-changer. By stacking these atomically thin materials in a precise, defect-free manner, scientists can build transistors that are significantly smaller than the current state-of-the-art silicon components.
The implications are vast: microchips that are not only tiny but also boast superior performance and energy efficiency. Imagine the next generation of smartphones, AI accelerators, and quantum computing hardware, all powered by chips that are more powerful yet consume less energy.
Professor Jariwala emphasized the significance of this discovery, noting that their method bypasses the limitations of traditional manufacturing techniques, which struggle to create vertical stacks of different materials without introducing performance-degrading defects.
The team's meticulous work, published in the prestigious journal Nature Electronics, was supported by crucial funding from organizations like DARPA, the Army Research Office, and the National Science Foundation, highlighting the strategic importance of this research.
This pioneering achievement by Johns Hopkins scientists is not just an incremental improvement; it's a paradigm shift.
It offers a tangible pathway to continue the trajectory of technological advancement that Moore's Law once championed, ensuring that our devices can continue to become smaller, faster, and more intelligent. The future of computing, once constrained by physical limits, now appears boundless, thanks to this tiny yet monumental step into the atomic realm.
.Disclaimer: This article was generated in part using artificial intelligence and may contain errors or omissions. The content is provided for informational purposes only and does not constitute professional advice. We makes no representations or warranties regarding its accuracy, completeness, or reliability. Readers are advised to verify the information independently before relying on